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Preface
It is a great pleasure for us to present this special volume of the Elsevier’s
Electronics Notes on Theoretical Computer Science (ENTCS) containing the pro-
ceedings of the fourth edition of this international workshop on the application of
formal methods for Globally Asynchronous and Locally Synchronous Design. This
is the third time that ENTCS has been publishing the proceedings of this work-
shop. The ﬁrst FMGALS held in Pisa, Italy did not have an oﬃcial proceedings,
but a special issue of the Springer Journal ”Formal Methods for System Design”
was published based on selected papers from the ﬁrst edition of the workshop.
FMGALS’09 is the 4th edition in a series of bi-annual workshops held in Pisa
in 2003 (in conjunction with FME’03), in Verona in 2005 and Nice in 2007. In the
ﬁrst edition in 2003, the workshop was held as a one day workshop in conjunction
with the FME conference. In 2005 and 2007, this workshop was colocated with
the ACM/IEEE International conference on Methods and Models for Co-Design
(MEMOCODE). This year, it is being organized as a Friday workshop located
with the Design Automation and Test in Europe (DATE 2009) conference, in Nice,
France. The colocation with various conferences allows to attract slightly diﬀerent
kinds of participants to the workshop.
The term GALS is slightly overloaded. It is used in the distributed embedded
software context by the synchronous/polychronous programming language commu-
nity to indicate the method of deploying distributed modules over asynchronous
communication platform, and related theory. This theory has been developed over
last 15 years or so, and formal approaches are applied extensively in characteriz-
ing the synchronously designed modules to decide if GALS deployed system has an
equivalent behavior as that of its synchronously coupled counterparts.
In the Hardware design industry, the term GALS originated in a diﬀerent con-
text. Increasing cores and clock speed and decreasing feature size of synchronous
circuits give rise to clock distribution and high power consumption problems. For
this reason, the Globally Asynchronous Locally Synchronous (GALS) model of com-
putation is emerging as the paradigm of choice for SoC design with multiple timing
domains. . Due to the inherent subtleties of asynchronous circuit design, formal
methods are vital to make the GALS paradigm a success in the CAD industry.
The FMGALS workshop aims at bringing together researchers from these ap-
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parently disparate communities interested in GALS design in their own contexts,in
order to facilitate exchange of ideas, models, methodologies, and formal methods
applicable in each other’s domains.
Since the number of researchers applying formal methods to GALS design is
not large, so far, biennial format for the workshop worked well. This year again
we have collected a number of interesting papers and one key note speech, and one
invited talk. The contributed papers were reviewed by a committee of experts who
formed the program committee for this workshop in 2009. We are thankful to all
those who contributed to this workshop. Prof. David Kinniment deserves special
thanks for agreeing to deliver a keynote talk on a short notice, and for producing an
invited paper for this volume very quickly. We also thank Prof. Kenneth Stevens for
his invited talk and his invited paper, agreeing readily to do this. We must thank
all the contributing authors, and the program committee members. The program
committee members worked hard to provide very detailed reviews of the papers.
We also thank Prof. Alex Yakovlev and Prof. Peter Cheung for facilitating the
organization of this workshop with DATE.
Finally, we list the program committee members to indicate our appreciation of
their work in making this workshop successful.
• Luca Carloni, Columbia University
• Mario Casu, Politecnico di Torino
• Supratik Chakraborty, IIT Bombay
• Jordi Cortadella, Universitat Politecnica de Catalunya
• Marten van Hulst, Handshake Solutions
• Michael Kishinevsky, Intel
• Luciano Lavagno, Politecnico di Torino
• Steven Nowick, Columbia University
• Dumitru Potop-Butucaru, INRIA Paris-Rocquencourt
• Sandeep Shukla, Virginia Tech
• Robert de Simone, INRIA Sophia Antipolis-Mediterannee
• Ken Stevens, University of Utah
• Jean-Pierre Talpin, INRIA Rennes-Bretagne-Atlantique
• Michael Theobald, D. E. Shaw Research
• Alex Yakovlev, University of Newcastle
We hope that this volume helps the readers in identifying the latest research in the
application of formal methods in GALS design.
Sandeep Shukla
Jean-Pierre Talpin
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